



SASURIE COLLEGE OF ENGINEERING

Approved by AICTE, New Delhi. Affiliated to Anna University, Chennai

Near NH544, Coimbatore Bypass, Near Vijayamangalam Tollgate, Tirupur 638056

NAAC DOCUMENTS

QUALITY INDICATOR FRAME WORK

CRITERION - 1

CURRICULAR ASPECTS

SUBMITTED BY



INTERNAL QUALITY ASSURANCE CELL

SASURIE COLLEGE OF ENGINEERING





Criterion 1	Curricular Aspects	100
	Culticular Aspects	100

- 1.1 Curricular Planning and Implementation (20)
- 1.1.1The Institution ensures effective curriculum planning and delivery through a well-planned and documented process including Academic calendar and conduct of continuous internal Assessment

Table of Contents

S.No	Description
1	Contents - Course File
2	Class Time Table
3	Students Name List
4	Students Arrear List
5	Syllabus
6	Lesson Plan
7	Subject Information Record
8	Test Plan for Subject
9	Student Mark List
10	Result Analysis of Test
11	Corrective Action
12	Quality Objective Monitoring Record
13	Test Question Paper
14	Test Answer Sheet
15	Assignment Question Paper
16	Assignment Answer Sheet



Department

: Electronics & Communication Engineering : EC6703/Embedded & Real Time systems

Subject Code & Name Class & Batch

: IV ECE / 2015-2019

Semester

: VII

S.NO	CONTENTS – COURSE FILE PARTICULARS	REMARKS
1	Time Table	Hardcopy
2	Student name list	Hardcopy
3	Student arrear list	Hard copy
4	Subject Information Record	Hard copy
5	Syllabus	Hard copy
. 6	Lesson Plan	Hardcopy
7	Test Plan for the Subject	Hard copy
8	Result Analysis	Hard copy
9	Corrective Action Report	Hard copy(new format)
10	Quality objective monitoring record	Hard copy
11	Internal test mark sheet(Consolidated)	Hard copy
12	Internal test question paper with answer key	Hard copy
13	Model question paper with answer key	Hard copy
14	Slip test question paper with answer key	Hard copy
15	Sample Answer paper for all test(Min-3)	Hard copy
16	Content beyond the syllabus	Soft copy
17	Tutorial Class – schedule and content	Hard copy
18	Assignment – schedule and paper	Hard copy
19	PPT - handout	Soft copy
20	Video - Animation - Soft copy	Soft copy
21	Question bank	Soft copy
1 22	Sample university question papers(min 5 QP-recent exam)	Soft copy
23	Lecture Note	Hard copy
24	Special Class if any, Approval letter, Schedule, content covered.	Hard copy
25	Spark faculty score, student score	Hard copy

	Prepared By	Approved By
Sign:	R.L.	3940
Name:	Mr.G.Johny	Mr.S Gladson
	Faculty	HD

Dr.M. VIJAYAKUMAR ME., Ph.D.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING,
Vijayamangalam - 638 056, Tirupur (Dt).



Name



SASURIE College of Engineering

CLASS TIME TABLE- Academic Year 2018-19- Odd Semester

esigna	tion:					Year	: IV / SEM:	VII					
HOUR	8.58a.m.	1	ır	10.40a m. 10 10.55a.m.	til	īV	12.35 p.m.	v	VI	2 50p.m.	va	AM	
DAY/ TIME	9 00a m	9.00 a.m. TO 9.50 a.m.	9.50 a.m. TO 10.40 a.m.		10.55 a.m. TO 11.45 a.m.	11.45 a.m. TO 12.35 p.m.	10 1.20 p.m.	1.20 p.m. TO 2.05 p.m.	2.05p m. TO 2.50p m.	3.00p.m.	3.60 p.m TO 3.45p.m.	3.45 p.m. TO 4.30 p.m.	
MON												ERTS	
TUE													
WED	PRATER			ВЯЕАК	ERTS		LUNCH		ERTS	БИГАК			
THU	7.	ERTS /ACT		B.R.			3			10			
FRE							ERTS						
SAT													
5.No	Subject Code				Name of the Sub	oject			Branch & Somes	des	`	o of hours	
1	EC6504	ERTS	Embedded & R	eal Time system	1	OTAL						,	
	1										Authority's		
		Prepared I	1			3 pl	1-1				major		
Sign:	1	T MI GJOH	5		Tunksin.	Mr.5 Mada					Personal Principles		
Name:	-	Time Table In				1030/111					P. C. W. C.		

Dr.M. VIJAYAKUMAR ME., Ph.D.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING,
Vijayamangalam - 638 656, Tiropor (Dt).



ECE final year NAME HET

5.No	Register Number	Name of the student		
1	732415106002	ANTHONYPALD		
2	732415106003	ARCHANA'S		
3	732415106004	BHARATHYUMAR M		
4	732415106005	DEEPIRARAHIM		
5	732415106006	DHANABALAN P		
6	732415106007	DHIVYADHARSHINIS		
7	732415106008	DIVYABHARATHLM		
8	732415106009	ELAVAPASIS		
9	732415106010	GOWTHAM A		
10	732415106011	GRACE THEBORAL P		
11	732415106012	JANAYI N		
12	732415106013	JEEVANANTHAM L		
13	732415106014	KALIYAMMALS		
14	732415106015	KAMALASHRIS		
15	732415106016	KARTHIK R		
16	732415106017	KEERTHANA L		
17	732415106018	KOWSHIKA R		
18	732415106019	LAVANYA R		
19	732415106020	LOGANAYAHI D		
20	732415106021	MANOLS		
21	732415106022	MERLIN PREETHLA MONISHA.S		
23	732415106023	MOUNIKA.K		
24	732415106025	NANDHINLS		
25	732415106026	NANDHINI.V		
26	732415106027	NAVEENKUMAR.S		
27	732415106028	PADMAPRIYA.M		
28	732415106029	PADMAPRIYA.V		
29	732415106031	PAVITHRA.T		
30	732415106032	POONKODI.P		
31	732415106034	RAJESWARI.S		
32	732415106035	RAMUTHAI S		
33	732415106036	RANJITHA.V		
34	732415106037	REETHIGA.S		
35	732415106038	REVATHI.K		
36	732415106039	RUBA.N		
37	732415106040	SANJEV.V		
38	732415106041	SATHISHKUMAR.D		
39	732415106042	SELVAKUMARK		
40	732415106043	SHANMATHLG		
41	732415106044	SIVARANJINI R		
42	732415106045	SUMITHRA D		
43	732415106046	SUVETHA.U		
44	732415106047	TAMILARASU N		
45	732415106048	VEERESWARET		
46	732415106049	VUAYALAKSHMIM		
47	732415106050	YASODHA 5		





SASURIE Comercia

Department of ECE Student Arrear List

Class: IV ECE Semester: VII

Academic Year: 2018-2019

	ROLL NO	NAME	No of Arrears	
1	732415106002	ANTHONYRAJ.D	No of Affeats	
2	732415106003	APCHANA 6	4	
3	732415106004	ARCHANA.S	5	
4	732415106005	BHARATHKUMAR.M	8	
5	732415106006	DEEPIKARANI.M	10	
6	732415106007	DHANABALAN.P	20	
7	732415106008	DHIVYADHARSHINI.S	4	
8	732415106008	DIVYABHARATHI.M	6	
9	732415106009	ELAVARASI.S	3	
10		GOWTHAM.A	1	
11	732415106011	GRACE THEBORAL.P	3	
12	732415106012	JANAKI.N	0	
13	732415106013	JEEVANANTHAM.L	9	
14	732415106014	KALIYAMMAL.S	0	
15	732415106015	KAMALASHRI.S	1	
	732415106016	KARTHIK.R	2	
16	732415106017	KEERTHANA.L	13	
17	732415106018	KOWSHIKA.R	0	
18	732415106019	LAVANYA.R	1	
19	732415106020	LOGANAYAHI.D	1	
20	732415106021	MANOJ.S	3	
21	732415106022	MERLIN PREETHI.A	4	
22	732415106023	MONISHA.S	1	
23	732415106024	MOUNIKA.K	7	
24	732415106025	NANDHINI.S	1	
25	732415106026	NANDHINI.V	4	
26	732415106027	NAVEENKUMARS	14	
27	732415106028	PADMAPRIYA.M	2	
28	732415106029	PADMAPRIYA.V	6	
29	732415106031	PAVITHRA.T	2	
30	732415106032	POONKODI.P	2	
31	732415106034	RAJESWARI.S	1	
32	732415106035	RAMUTHALS	3	
33	732415106036	RANJITHA.V	0	
34	732415106037	REETHIGA.S	12	
35	732415106038	REVATHI.K		
- 36	732415106039	RUBA.N	6	
37	732415106040	SANJEV.V	0	
38	732415106041	SATHISHKUMAR.D	18	
39	732415106042	SELVAKUMAR.K	20	
40	732415106043	SHANMATHLG	3	
at 41	- TOTAL TARGODAA	SIVARANJINI.R	2	
MAZ	732415106045	SUMITHRA.D	1	
- militari manananana	THE THE PART TO COME	SUVETHA.U	0	
10044	AND DESCRIPTION OF THE PARTY OF	TAMILARASU.N	11	
AND DESCRIPTION OF THE PERSON NAMED IN	The manager and coal	VEERESWARLT	2	
AS AS	732415106049	VIJAYALAKSHMI.M	7	
46	732415106050	YASODHA.S		

	Prepared by	Verified by
SIGN	9.984	JA J
NAME	Mr.G.Johny	Mr.S Gladson
	CLASS ADVISOR	HD

Dr.M. VIJAYAKUMAR ME., Ph.D.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING,

Vijayamangalam - 638 056, Tirupur (Dt).

EC6703 EMBEDDED AND REAL TIME SYSTEMS

OBJECTIVES:

The student should be made to:

Learn the architecture and programming of ARM processor.

Be familiar with the embedded computing platform design and analysis ☐ Be exposed to the basic concepts of real time Operating system.

Learn the system design techniques and networks for embedded systems

UNIT I INTRODUCTION TO EMBEDDED COMPUTING AND ARM PROCESSORS Complex systems and micro processors— Embedded system design process—Design example. Micro train controller- Instruction sets preliminaries - ARM Processor - CPU programming input and output- supervisor mode, exceptions and traps - Co-processors- Memory system mechanisms - CPU performance- CPU power

UNIT II EMBEDDED COMPUTING PLATFORM DESIGN

The CPU Bus-Memory devices and systems-Designing with computing platforms - consumer electronics architecture - platform-level performance analysis - Components for embedded programs- Models of programs- Assembly, linking and loading - compilation techniques- Program level performance analysis -Software performance optimization - Program level energy and power analysis and optimization - Analysis and optimization of program size- Program validation and testing

UNIT III PROCESSES AND OPERATING SYSTEMS

Introduction - Multiple tasks and multiple processes - Multirate systems- Preemptive real-time operating systems- Priority based scheduling- Interprocess communication mechanisms - Evaluating operating system performance- power optimization strategies for processes - Example Real time operating systems-POSIX-Windows CE.

UNIT V SYSTEM DESIGN TECHNIQUES AND NETWORKS

Design methodologies- Design flows - Requirement Analysis - Specifications-System analysis and architecture design - Quality Assurance techniques- Distributed embedded systems - MPSoCs and shared memory multiprocessors.

UNIT V CASE STUDY

Data compressor - Alarm Clock - Audio player - Software modem-Digital still camera - Telephone answering machine-Engine control unit - Video accelerator.

TOTAL: 45 PERIODS OUTCOMES:

Upon completion of the course, students will be able to:

D Describe the architecture and programming of ARM processor.

Outline the concepts of embedded systems

S Explain the basic concepts of real time Operating system design

TI Use the system design techniques to develop software for embedded systems

O Differentiate between the general purpose operating system and the real time operating system Model real-time applications using embedded-system concepts

> Dr.M. VIJAYAKUMAR MS., Ph.O. PRINCIPAL SASURIE COLLEGE OF ENGINEERING. Vijayamangalam - 638 056, Tirupur (Dtj.

LTPC

3003

TEXT BOOK:

1 Mariya Wolf, "Computers as Components - Principles of Embedded Computing System Design" Trade Edition "Morgan Kaufmann Publisher (An imprint from Elsevier), 2012

REFERENCES:

1 Jonathan W Valvano. "Embedded Microcomputer Systems Real Time Interfacing". Third Edition Cengage
Learning, 2012

2 David E Simon, "An Embedded Software Primer", 1st Edition, Fifth Impression, Addison-Wesley, Professional, 2007.

3 Raymond J A Buhr, Donald L Bailey, "An Introduction to Real-Time Systems- From Design to Networking with C/C++", Prentice Hall, 1999

4 CM Krishna, Kang G Shin, "Real-Time Systems", International Editions. Mc Graw Hill 1997

5 KVK K Prasad, "Embedded Real-Time Systems: Concepts, Design & Programming", Dream Tech Press 2005

6. Snram V Iyer, Pankaj Gupta, "Embedded Real Time Systems Programming", Tata Mc Graw Hill. 2004

ALL SELL S	Prepared By	Approved By
Sign:	RELL	3949
Name:	Mr.G.Johny	Mr.S. Gladson
	Faculty	HD

Dr.M.VIJAYAKUMAR MS., Ph.D.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING,
Vijayamangalam - 638 056, Tirupur (00).



(Accredited by NAAC, Under 21 and 12B status)

LESSON PLAN

ulty Name

: GJOHNY

Designation: Assistant Professor

partment :

: ECE

Semester/ Year: VII/IV

sjeet / Code

: EMBEDDED & REAL TIME SYSTEM/LC6703

ademic Year

: 2018-2019

	Propos	_	Details of Topic Covered	TA	Ref.	Actual	Remark
0.	Date	Period				Date Perio	d]
		UNIT-I	INTRODUCTION TO EMBEDDED COMPU	IING & PR	001.5	SORS	
	2/7/2018	8	Introduction to course and outcomes	3	1	02/07/18 8	
	4/7/2018	3	Complex system and micro processors	3	1	04/07/18 3	
	4/7/2018	6	Embedded system design process	3	1	04/07/18 6	
	5/7/2018	1	Model train controller	3	1	05/07/18/	
5	6/7/2018	4	Instruction set preliminaries	3	1	06/07/18 4	
6	9/7/2018	8	Instruction set preliminaries	3	1	07/07/18 5	
7	11/7/2018	3	ARM processor – CPU: Programming Input and o	utput 3	1	07/07/18 6	
8	11/7/201	8 6	Supervisor mode, exceptions and traps	3	1	09/07/12 8	
9	12/7/201	8 1	Slip test			12-07/18 1	
10	13/7/201	8 4	Co-processors-Memory system mechanisms	3	1	13/07/18 4	
11	16/7/201	8 8	CPU Performance and consumption	3	1	141.0118 3	
			UNIT-H-EMBEDDED COMPUTING & PI	ATFORM I	DESIG	110.1.	
12	18/7/201	18 3	CPU Bus-Memory devices and systems	3	1	14/07/18 7	
13	18/7/20	18 6	Designing with computing platforms	3	1	11/07/18 2	
14	19/7/20	18 1	Sliptest Platform ANALYSIS.	3	1	107/18 8	
15	25/7/20	18 6	Consumer Electronics architecture	3	1	18/01/18 8	
110	1/8/20	18 3	Platform level performance analysis	3	1	17/07/19 6	
· 1	7 1/8/20	18 6	Components for embedded programs and mod programs	les of 3	1	24/02/06	
121	2/8/1	8 1	Slip test			22/08/12	
1000	3/8/1		Assembly, linking and loading	3	1	oblothe 3	
1	1813 08	8 8	Program level energy and power analysis	3	1	64/01/18 4	
1	8/8/	18	Software performance optimization)	1	141111	
1	22 8/8/	18	Program validation and testing	1	1	06/08/19 6	

Dr.W.VIJAYAKUMAR MZ PRINCIPAL SASURIE COLLEGE OF ENGINEERING, Vijayamangalam - 638 056, Tirupur (Dt).

					PM	7)8/18	1	
23	9/8/2018	1	Slip test	3	1	ARREST TO SERVICE AND ADDRESS OF THE PARTY O	6	
24	10/8/2018	4	Multiple tasks and multiple process	3	1	13/8/18	8	
25	13/8/2018	8	Multirate systems and preemptive RTOS				1	
26	16/8/2018	1	Stiptest RToS	3		16/8/18		
27	20/8/2018	8	Inter process communication mechanisms	3		23/8/18	4	
28	23/8/2018	1	Stiptest SCHEDULIN & .	3		24/8/18	4 8	
29	29/8/2018	6	Application based process	3	Witness Services	8119/53		
30	31/8/2018	4	Power optimization strategies for processes	3		29)8he	4	
31	3/9/2018	8	Real time operating system	3	1	30/8/18	1	
32	5/9/2018	3	POSIX-Windows CE	3	1	30 8918	2	
			UNIT IV-SYSTEM DESIGN TECHNIQUE	ES & NETWO	ORKS			
33	5/9/2018	6	Design methodologies	3	1	31/8/18	4	
34	6/9/2018	1	Stipted NETWORK MANAGEMENT	3	1	17/9/18	7	
35	7/9/2018	4	Design flows of networks	3	1	1719/18	2	
36	10/9/2018	8	Requirement analysis	3	1	17/9/18	8	
37	12/9/2018	3	Specifications of RTOS	3	1	18/9 /18	2	
38	12/9/2018	6	System analysis and architecture design	3	1	189 518	5	
39	17/9/2018	8	Quality assurance techniques	3	1	20/9/18	1	
40	19/9/2018	3	Distributed embedded systems	3	1	22/9/18	3	
41	19/9/2018	6	MPSoCs and Architecture	3	1	22/9/18	6	
42	20/9/2018	1	Stipites ARM PROCESSOR	3	1	24/9/18		
			UNIT V-CASE STUD	1		12917118	8	
43	24/9/2018	8	Case study on Data compressor	3	1	26/9/18		
44	26/9/2018	3	Case study on Alarm clock	3	1			
45	26/9/2018	6	Case study on Audio player	3	1	27/9/18	1,5	
46	27/9/2018	1	Case study on Software modem	3	1	28/9/18	8	
47	28/9/2018	4	Case study on Digital still camera	3	-	29/1/18	3	
48	1/10/18	8	Case study on Telephone answering machine	3	1	29/9/18	6	
49	3/10/18	3			1	1/6/18	8	
50	3/10/18	6	Case study on Video accelerator	3	1	3/10/18	1	
	rence books (F			3	1	4/6/18	1.	

Reference books (Ref):

TK V K K Prasad "I mbedded & Real time systems, concept. Design & programming" Dream tech process 2005.

Mariba wolf. "Computers as components" Third I dition 2012.

Teaching Aids (IA):

1 Black Board with Chalk

2 Overhead Projector

Dr.M. VIJAYAKUMAR ME., Ph.D., PRINCIPAL SASURIE COLLEGE OF ENGINEERING, Vijayamangalam - 638 056, Tirupur (Dt).

3.1.(*D Projector

4 Others (Field vists Charts, Corner Laure)

Prepared by Prepared by	
Sign Dain Production	Arthele
Norme G John	שיש
I scale:	(a) Jane

Dr.M. VIJAYAKUMAR MB., Ph. D.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING.
Vijayamangalam - 638 030, Tropper (OR)



SUBJECT INFORMATION RECORD

Department : ECE

: EC6703 / Embedded & Real Time systems Subject

Year

Semester : VII

Last year handled by : Mr. Syed kasim

Percentage of Result (last year) : 64%

: To obtain 80 Percentage of result in Unit Tests and Quality Objectives

Anna university examinations.

REFERENCES:

1. Jonathan W.Valvano, "Embedded Microcomputer Systems Real Time Interfacing", Third Edition Cengage Learning, 2012.

2. David. E. Simon, "An Embedded Software Primer", 1st Edition, Fifth Impression, Addison-

Wesley Professional, 2007.

3. Raymond J.A. Buhr, Donald L.Bailey, "An Introduction to Real-Time Systems- From Design to Networking with C/C++", Prentice Hall, 1999.

4. C.M. Krishna, Kang G. Shin, "Real-Time Systems", International Editions, Mc Graw Hill 1997

5. K.V.K.K.Prasad, "Embedded Real-Time Systems: Concepts, Design & Programming", Dream


Tech Press, 2005.

6. Sriram V Iyer, Pankaj Gupta, "Embedded Real Time Systems Programming", Tata Mc Graw Hill, 2004.

	Prepared By	Approved By
Sign:	R. Jew.	Splight
Name:	Mr.G.Johny	Mr.S Gladson
	Faculty	но

Dr.M. VIJAYAKUMAR ME., Ph.D. PRINCIPAL SASURIE COLLEGE OF ENGINEERIN Vijayamangalam - 638 066, Tirupur (U.,





TEST PLAN FOR SUBJECT

Subject

: EC6703 / Embedded & Real Time systems

Faculty: Mr.G.Johny, AP/FCE

Year: IV

Semester

: VII

Department : ECE

S. No.	Description	Planned Date/Month	Actual Conducted Date / Month	Remarks
1	Internal Test-I	23.07.18 to 28.07.18	25.07.18	
2	Internal Test II	01.09.18 to	04 09 18	
3	Model Examination	08.10.18 to	11.10-18	

Prepared By

Sign: Raw
Mr.G.Johny

Faculty


Approved By

Mr S Gladson

HD

May

Dr.M. VIJAYAKUMAR ME, FA.D.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING,
Vijayamangalam - 638 056, Tirupur (Dt).



SASURIE College of Frag

CLASS: IV

Subject Code/Name : EC 6703 / EMBEDDED & REAL TIME SYSTEMS

Date 30.10 2018

surject	Handling Faculty Name	- Ms.R.Jesintha ——						1	T
S.No	Registration Number	Student Name	Ship test 1	Internal test 1	Slip test 2	Slip test 3	Internal test 2	MODEL	MODEL AFTER RI
1	732415106002	ANTHONYRAJ.D	88	83	88	76	70	A3 75 C	43
2	732415106003	ARCHANA.S	AAA	AAA	AAA	AAA	AAA	AAA	71
3	732415106004	BHARATHKUMAR.M	88	89	84	76	88	AAA	87
4	732415106005	DEEPIKARANI.M	96	82	84	84	88	84	84
5	732415106006	DHANABALAN.P	88	64	84	68	60	49)	11/29
6	732415106007	DHIVYADHARSHINI.S	80	88	68	AAA	76	77	77
7	732415106008	DIVYABHARATHI.M	92	88	88	76	92	80	80
8	732415106009	ELAVARASI.S	96	77	72	64	85	78	78
9	732415106010	GOWTHAM.A	76	71	52	68	69	70	70
10	732415106011	GRACE THEBORAL.P	AAA	81	52	68	70	74	74
11	732415106012	JANAKI.N	92	96	88	88	89	85	85
12	732415106013	JEEVANANTHAM.L	72	75	76	17.6	64	48 (8)	25
13	732415106014	KALIYAMMAL.S	96	88	AAA	68	84	84	84
14	732415106015	KAMALASHRI.S	96	93	92	80	68	91	91
15	732415106016	KARTHIK.R	64	78	48	68	64	69	69
16	732415106017	KEERTHANA.L	92	81	AAA	AAA	71	CESZE I	100124000
17	732415106018	KOWSHIKA.R	80	87	80	72	75	75	75
18	732415106019	LAVANYA.R	AAA	77	84	88	70	73	25
19	732415106020	LOGANAYAHI.D	96	85	AAA	60	70	AAA	
20	732415106021	MANOJ.S	44	62	0.00	68	THE STATE OF	65	25
21	732415106022	MERLIN PREETHLA	96	86	AAA	68	86	84	54
22	732415106023	MONISHA.S	96	84	AAA	AAA	82"	83	*1
23	732415106024	MOUNIKA,K	84	68	AAA	420	83	63	63
24	732415106025	NANDHINI.S	96	79	HA B		64	82	81




+	732415106026	NANDHINI V	AAA	61					
1	732415106027	NAVEENKUMAR.S	76		71,	84	95	84	84
	732415106028	PADMAPRIYA.M	96	64	60	6.4	66	9 52	52
	732415106029	PADMAPRIYA.V		75	80	80	72	79	75
T	732415106031	PAVITHRA T	92	83.	68	75	91	95	195
T	732415106032	POONKODI,P	92	81	84	88	83	75	75
1	732415106034	RAJESWARI.S	96	85	92	84	92	87	57
1	732415106035	RAMUTHALS	64	60	AAA	AAA	AAA	75	71
1	732415106036	RANJITHALV	88	75	80	80	78	78	72
1	732415106037	REETHIGA.S	92	85 -	64	76	83	87	27
	732415106038	REVATHIK	96	82	AAA	444	77	55	- 56
	732415106039	RUBAIN	96	74	AAA	88	83	82	53
			96	79	AAA	444	38	75	70
4	732415106040	SANJEV.V	88	83	92	6,4	69	80	80
	732415106041	SATHISHKUMAR.D	64	62	58	44	444	222	41
,	732415106042	SELVAKUMAR.K	20	45	32	40.	23 7 7	27	27
0	732415106043	SHANMATHI.G	92	77	80	72	82	71	72
1	732415106044	SIVARANJINI.R	92	76	AAA	83	91	67	67
2	732415106045	SUMITHRA.D	96	72	80	84	80	7.6	74
3	732415106046	SUVETHALU	96	85	80	84	88	82	83
4	732415106047	TAMILARASU.N	64	67	444	15	52	66	66
5	732415106048	VEERESWARLT	96	60	72	76	64	69	69.
6	732415106049	VIJAYALAKSHMLM	88	85	8,4	83	84	79	79
17	732415106050	YASODHA.S	80	74	E.A.		71	74	74
			47	47	47	47	47	41	47
26 10	umber of students ;		43	46	34	40	44	43	47
. 01	students attended:		4	1	13	7			30
. 01	students Absent :		42	45	30	23	41		
s. ed	students pass:		-	1	4	1		NEEDS.	
	students laied	The second secon		The second second		Assessment of the local division in which the local division in which the local division in the local division	97.18	ALC:	

-

Dr.M.VIJAYAKUMAR ME., Ph.D.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING,
Vijayamangalam - 638 056, Tirupur (Dt).





RESULT ANALYSIS OF TEST & CORRECTIVE ACTION PLAN

Subject code & Name: EC6703 & Embedded & Real Time systems

Date: 27 07 2018

Class: IV ECE

Semester VII

Exam details & date

: INTERNAL TEST | & 25 07 2018

Faculty

Number of students

47

No. of students attended

: 40

No. of students absent

: 7

No. of students passed

- 39

No. of students failed

: 01

Overall Percentage

: 97.5%

RESULT DATA:

Marks	0-25	26-50	51-75	76-90	91-100
No. of Students		1	16	27	2

Dr.M.VIJAYAKUMAR ME., Ph.D.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING,
Vijayamangalam - 638 056, Tirupur (11).





RESULT ANALYSIS OF TEST & CORRECTIVE ACTION PLAN

Subject

: EC6703 -Embedded & Real Time systems

Date: 07.09.2018

Class

: IV ECE

Department: ECE

Semester : VII

Exam details & date

: INTERNAL TEST II & 04.09.2018

Faculty

Number of students

: 47

No. of students attended

: 44

No. of students absent

: 03

No. of students passed

: 41

No. of students failed

: 03

Overall Percentage

: 93.18

RESULT DATA:

Marks	0-25	26-50	51-75	76-90	91-100
No. of Students	1		16	22	5

Prepared By	Approved By
Sign: Ratur	GLADSONS
Name: JOHNIY. G	HD
Faculty	- Well





RESULT ANALYSIS OF TEST & CORRECTIVE ACTION PLAN

Subject

: EC6703 –Embedded & Real Time systems

Date: 14.10.2018

Class

: IV ECE

Department: ECE

Semester

: VII

Exam details & date

: MODEL EXAMINATION & 11.10.2018

Faculty

.

Number of students

: 47

No. of students attended

: 47

No. of students absent

: NIL

No. of students passed

: 40

No. of students failed

: 07

Overall Percentage

: 85.1


RESULT DATA:

Marks	0-25	26-50	51-75	76-90	91-100
No. of Students	-	5	19	21	2

	Prepared By	Approved By
Sign:	-R. Jul	394
Name	JOHNIY, GT.	GLAPS ONS
La de la caración de	Faculty	HD Ma
2 miles and a second	the contract of the contract o	D-MANITANAKUM

Dr.M. VIJAYAKUMAR ME., Ph.D.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING,
Vijayamangalam - 638 056, Tirupur (Dt).





RESULT ANALYSIS OF TEST & CORRECTIVE ACTION PLAN

Subject

: EC6703 -Embedded & Real Time systems

Date: 14.10.2018

Class

: IV ECE

Department: ECE

Semester

: VII

Exam details & date

: MODEL EXAMINATION & 11.10.2018

Faculty

.

Number of students

: 47

No. of students attended

: 47

No. of students absent

: NIL

No. of students passed

: 40

No. of students failed

: 07

Overall Percentage

: 85.1

RESULT DATA:

Marks	0-25	26-50	51-75	76-90	91-100
No. of Students		5	19	21	2

		The state of the s
	Prepared By	Approved By
Sign:	-R. Jul	Jepy-
Name:	JOHNY, G1.	GLATSONS
A STATE OF THE STA	Faculty	HD (3



(Accredited by NAAC)

CORRECTIVE ACTION REPORT

DEPT: ECE

YEAR: IV

SUBJECT: EC6703/EMBEDDED & REAL TIME SYSTEMS

SEMESTER: VII

S.No	Internal Test	Percentage of marks	Root Cause (Metrics)	Corrective Action	Deadline date	Remarks
1	-	97%	6 students got absent due to their friends mother passed away Lagging of presentation of a student leads to failure.	Conducted retest for those 6 students by providing various question paper.		
2	11	93.18/	Due to the aurism are assed in Denga. Powers, they are more transples. Due to Tone	Technical Process Derigned as Yes othe N. Lew presentation		
3	III (Model Examination)	85.11.	marginent & Languy of	Conducted Conducted Conducted Conducted Construction to Construction to frush the character on home		

	Prepared By	Approved By
Sign:	R. Flew	347
Name:	JOHNY-GI	"GLADSON.S
Spirite St.	Faculty	HD M2

Dr.M. VIJAYAKUMAR ME., Ph.D.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING,
Vijayamangalam - 639 056, Tirupuk (Dt).



Department of Electronics and Communication Engineering

QUALITY OBJECTIVE MONITORING RECORD

Department : ECE

Year

: IV ECE

Semester

: VII

Subject

: EC6703 & Embedded Real Time systems

S.No	Quality	InternalTest-I		Interna	lTest-II	Model Examination	
	Objective	Expecting result	Obtained result	Expecting result	Obtained result	Expecting result	Obtained result
1	>=80%	>=90%	97%	≥ 8 <i>s•J</i> .	93.18./.	≥ 85·J	85.1%

Prepared By

Approved By

Sign: P. Jul

Soft Mr S Gladson

Hame: Faculty

Approved By

Soft Soft Soft Soft Mr S Gladson

HO

Dr M

Dr.M.VIJAYAKUMAR ME., Ph.D.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING
Vijayamangalam - 638 056, Tirupur (Dt)



	INSTITUTION		Vyayamangalum, Tiruspius.				
	Model exa	ım	Date/Session	11.10.2018	Marks	100	
Cours EC6703 Course Title		Course Title	Embedded ar	Systems			
tion	on 2017 Duration	Duration	3 Hours	Academi Year	c 2	018-2019	
VI		Semester	VII	Departm	ent I	ECE	
E OU	TCOMES						
Lea	rn the architect	ure and programming	of ARM processor				
Be familiar with the embedded computing platform design and analysis							
Be exposed to the basic concepts of real time operating systems.							
Learn the system design techniques and networks for embedded systems							
	E OU Lea Be	Model exa EC6703 tion 2017 VI E OUTCOMES Learn the architects Be familiar with the Be exposed to the	tion 2017 Duration VI Semester E OUTCOMES Learn the architecture and programming Be familiar with the embedded computing Be exposed to the basic concepts of real	Model exam EC6703 Course Title Embedded are the service of the	Model exam EC6703 Course Title Embedded and Real Time Academic Year VI Semester VII Departm E OUTCOMES Learn the architecture and programming of ARM processor. Be familiar with the embedded computing platform design and analysis Be exposed to the basic concepts of real time operating systems.	Model exam EC6703 Course Title Embedded and Real Time Systems tion 2017 Duration 3 Hours Academic Year VI Semester VII Department E OUTCOMES Learn the architecture and programming of ARM processor. Be familiar with the embedded computing platform design and analysis	

Q.No.	Question	CO	BTS
2.140.	PART A		
	(Answer all the Questions $10 \times 2 = 20 \text{ Marks}$)	CO1	R
1	What is the average memory access time of a machine whose bit rate is 93% with a cache access time of 5 ns and a main memory access time of 80 ns?	COI	
2	Distinguish between requirement and specification.	COI	AN
3	What is a bridge? Where it is applied?	CO2	R
	Draw the data flow graph for the block shown below?	CO2	C
4	What is a semaphore?	CO3	R
6	Which should have lower overhead a pre-emptive or co-operative context switch mechanism?	CO3	R
7	State the need for accelerators.	CO3	R
8	Difference between fixed priority arbitrations and round robin arbitration.	CO4	AN
	What do you mean by co-design?	CO4	R
9	List out the advantages of set-top-box.	CO4	AN

	PART B (Answer all the Questions 5 x 13 = 65 Marks)		
Ila	Develop the requirement, specification and state diagram of a model train controller.	COI	AP
	OR		PIE.
	Draw the architecture of an ARM processor. Explain about the various blocks in detail.	COI	C
12a	With a suitable example explain how logic analyzer in circuit emulator and Co-simulator are used in debugging tools.	CO2	U
	OR A		
12b	Discuss about design pattern, loop transformation and scheduling.	CO2	C
13a	i)Explain why an automobile engine required multirate control. (6 br. M. VIJAYAKUMAR)	CO3.	No. of Concession, Name of Street, or other Concession, Name of Street, Original Concession, Ori

PRINCIPAL

SASURIE COLLEGE OF ENGINEERING,

Vijayamangalam - 638 056, Tirupur (Dt).

	ii)Explain the earliest deadline-first scheduling, compare performance with the Scheduling algorithms. (7)	F (15	i di
-	OR	1	
13b	Describe in detail about the scheduling policies with suitable examples.	6 17:	R
142	Explain about accelerated system design with suitable diagrams	to	U
_	OR.		-
14b	Discuss in detail about the distributed embedded architecture.	(6)3	C
15a	Describe in detail about the principle of operation of software modern.	672	R
-	OR		
15b	What are FOSS tools for embedded system development? Explain the tools in detail	((11	R
	PARTC		
	(Answer all the Questions 1x15 = 15 Marks)		
16a	Write a program on LED segmented by 8 bits with a flow chart.	(1):	C
	OR.		
16b	Write a program on LCD & its switching characteristics with a suitable flow chart	E()1	C

S. Lollo 18
Course Faculty
(Name /Sign / Date)
G. JOHNY

SCO DION HODIGION (Name/Sign/Date) S. G. Lowdson Principal (Name /Sign / Date)

DA K Pandia vi

SASURE COLLEGE OF ENGASERING

Visa amangalam sata cha Thupur (DR.



Internal Assessment Test Answer B. ok

Name	V. Padmap	riya	Year/ Semester/Section	IV EVI
Register Number	732415106029	Date/Session	11 . 10 . 2018 SFN Department	ECE
Course code	EC67032	Course Title	Embedded & Keal Him Su	uterm
Internal Assessment Test IAT 1			IAT 2 AT 3 Mo	del 🗸
Name and Sig	nature of the Invigi	lator with date	ario K.S. Jothimani.	

Instruct	ion to	the Student:	Put tick ma	rk to tl	ne question a	ittended	in the column	against question.	
	Part	A		I	Part B/Pa	rt C			
Q. No.	1	Marks	Q. NO.	1	a	/	, b	Total Marks	
			2		Marks		Marks		
1	~	2_	11	~	12			12	
2	~	2_	12			/	12	12	
3	V	2	13-			~	12	12	
4	~	1	14			/	11	11	
5	V	2	15	/	11			11	
6	V	2	16			V	14	14	
7	~	2	Grand			and Total	72		
8	~	2							
9	V	2		01			0 1	21/-	
10	V	2	91				7.	of GOUNY	
Total	Total 19			Grand Total			Name and Signature of the Examiner with date		

tcomes	1	1 o be fil	led by the e	xaminer			
	12.	2	3	4	5	6	Total
tted	17	17	32	34	-		100
ained	16	15	29	31	_		700
		Audit - Rei				D	
M	arks	Veri	efied.			e	hu

Name and Signature Dr.M. VIJAYAKUMAR ME!, Ph.D.,
PRINCIPAL
SASURIS COLLEGE OF ENGINEERING,
Vijayamangalam - 638 056, Tirupur (Dt).



DEPARTMENT OF Electronics and Communication Engineering

Assignment Question Paper

	Assignmen	nt – 02	Date of Issue:	06.08.2018	Marks	10	
Course code	EC6703	Course Title	Embedded a	Embedded and Real Time Systems			
Year	IV	Semester	VII	Date of Submission:	13.08	.2018	

Q.No	Questions	СО
1	Software performance optimization.	CO2
2	Applications of Embedded Systems.	CO2

f. thit 8/18

Name and Signature of the Faculty Incharge

GI JOHNY

Sold Hodreck 1818. S. Gladson.

Dr.M.VIJAYAKUMAR ME., Ph.D.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING,
Vijayamangalam - 638 056, Tirupur (Dt).



10

DEPARTMENT OF Electronics and Communication Engineering

Assignment Answer Sheet

Name of the Student: M. Padmapriya.

AU Register Number: 732415106028

	Assignmen	nt - 02	Date of Issue:	06.08.2018	Mark
Causes sada	EC6703	Course Title		nd Real Time Sys	tems

Course code	EC6703	Course Title	Embedded and Real Time Systems		
Year	IV	Semester	VII	Date of Submission:	13.08.2018

Q.No	Questions	СО
1	Software performance optimization.	CO2
2	Applications of Embedded Systems.	CO2

Mark Allocation

Rubrics	Marks Allocated	Marks obtained	
Content Quality	6	6	
Presentation Quality	2	1	
Timely submission	2	2	
Total marks	10	9	

J- JV 2001118

Name and Signature of the Faculty In charge

G. JOHNY

Dr.M. VIJAYARUMAR ME., Sh.B.,
PRINCIPAL
SASURIE COLLEGE OF ENGINEERING,
Vijayamangalam - 638 056, Tirupur (Dt).